Periodicity: Bi Annual.
Impact Factor:
Submission:Any Time
Publisher:IIR Groups
Review Process:
Double Blinded

News and Updates

Author can submit their paper through online submission. Click here

Paper Submission -> Blind Peer Review Process -> Acceptance -> Publication.

On an average time is 3 to 5 days from submission to first decision of manuscripts.

Double blind review and Plagiarism report ensure the originality

IJCNES provides online manuscript tracking system.

Every issue of Journal of IJCNES is available online from volume 1 issue 1 to the latest published issue with month and year.

Paper Submission:
Any Time
Review process:
One to Two week
Journal Publication:
June / December

IJCNES special issue invites the papers from the NATIONAL CONFERENCE, INTERNATIONAL CONFERENCE, SEMINAR conducted by colleges, university, etc. The Group of paper will accept with some concession and will publish in IJCNES website. For complete procedure, contact us at

Paper Template
Copyright Form
Subscription Form
web counter
web counter
Published in:   Vol. 6 Issue 1 Date of Publication:   June 2017

An Adaptive Digital Deskewing Circuit for Clock Distribution Networks for Post-Silicon Clock Skew Minimization


Page(s):   1-7 ISSN:   2278-2397
DOI:   10.20894/IJCNES. Publisher:   Integrated Intelligent Research (IIR)

The main objective is to detect the number of faults and to minimize the clock skew. Minimization of clock skew is quite difficult due to the PVT variations The post silicon skew tuning is the technique that has the ability to tolerate PVT variations (Process,Voltage and Temperature). Clock skew minimization that is an important issue in very large scale integration design has become difficult due to the presence of process, voltage, and temperature (PVT) variations. The post-silicon skew tuning (PST) technique with the ability to tolerate PVT variations, even after a chip is manufactured has generated considerable discussion. Unlike most previous works that have focused on the implementation and the performance issues of a PST architecture and it tells about one fault detection, this paper focuses on the testing issues of a PST architecture that detects more than one fault. However, testing the variation tolerance ability of the PST architecture is difficult because the clock skew does not directly affect the functionality of a design. In this paper, we propose an efficient fault model considering the physical limitation of the devices for the PST architecture. In addition, we propose some novel structures to detect the manufacturing faults and increase the robustness of a PST architecture. Our experiment shows that with a little overhead, we can achieve robustness.