Mac Y.C.Kao,Kun-Ting Tsai,Shih ?Chieh Chang, "Fault detection and tolerance architecture for post-silicon skew tuning", in proc.IEEE/ACM ,2015 View Artical
J. Cong, Z. Pan, L. He, C.-K. Koh, and K.-Y. Khoo, "Interconnect design for deep submicron ICs", in Proc. IEEE/ACM Int. Conf. Comput.-Aided ,1997 View Artical
J.-L. Tsai, L. Zhang, and C. C. Chen, "Statistical timing analysis driven post-silicon-tunable clock-tree synthesis", in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design ,2005 View Artical
T.-H. Chao, Y.-C. Hsu, J.-M. Ho, and A. B. Kahng, "Zero skew clock routing with minimum wirelength", IEEE Trans. Circuits Syst. II, Analog Digit. Signa ,1992 View Artical
T.-H. Chao, Y.-C. Hsu, and J.-M. Ho, "Zero skew clock net routing", Proc. 29th ACM/IEEE Conf. Design Autom ,1992 View Artical
U. Padmanabhan, J. M. Wang, and J. Hu, "Robust clock tree routing in the presence of process variations", IEEE Trans. Comput.-Aided Design Integr. Circuits ,Vol.27 ,2008 View Artical
C. J. Alpert, A. Devgan, and S. T. Quay, "Buffer insertion with accurategate and interconnect delay computation", in Proc. 36th ACM/IEEEConf. Design Autom ,1999 View Artical
J. Cong, Z. Pan, L. He, C.-K.Koh, and K.-Y. Khoo, "Interconnect designfor deep submicron ICs", in Proc. IEEE/ACM Int. Conf. Comput.-AidedDesign ,1997 View Artical
T.-H. Chao, Y.-C.Hsu, and J.-M. Ho,, "Zero skew clock net routing", inProc.29th ACM/IEEE Conf. Design Autom ,1992 View Artical
U. Padmanabhan, J. M. Wang, and J. Hu, "Robust clock tree routing in the presence of process variations", IEEE Trans. Comput.-Aided DesignIntegr. Circuits S ,2008 View Artical
A. Barenghi, L. Breveglieri, I. Koren, and D. Naccache, "Fault injectionattacks on cryptographic devices: Theory, practice, and countermeasures ,2012 View Artical
R. Azarderakhsh and A. Reyhani-Masoleh, "Efficient FPGA implementationsof point multiplication on binary Edwards and generalized Hessian curv", IEEE Trans. Very LargeScale Integr. (VLSI) ,2012 View Artical
